![]() ![]() It's all part of the Connector Conspiracy. ![]() #M.sparkling 3d clock light serialSerial interfaces are also usually accompanied by training sequences at start up (may be software implemented) to adjust various parameters to make the data transmission ideal for the environment. The receiving circuit can then 'retrieve' the clock from the data signal (it basically allow you to identify each set of data from each clock cycle, and detect problems). Now we 'encode' the clock into the data, using encoding such as the 8B/10B encoding. Instead of sending bits synchronously, or sending a strobe (a separate clock) signal along with the data. This is why bus designers have been trending towards serial interfaces, because that at least takes most of these variances out of the equation (it's still there but less influential). This is a force in conflict with what you're trying to achieve because an increase in speed translates to less tolerance in the system for parts variance.Īt some point between increasing parallelness and higher and higher speed, the increase in variance will exceed the system's tolerance, and the parallel bus becomes impossible to implement or unreliable. The trick is to design your entire system to tolerate the variances of each individual parts so that they will still work together.īut at the same time, you want to increase the speed of the bus (because having 20,000 wires is just not so practical). #M.sparkling 3d clock light driversThe larger your chips (because you need all the drivers and receivers to send the parallel signals) or the more wires you have, the variance between the parts becomes harder and harder to control because of manufacturing limits. If the wires (and drivers and receivers) do not match up, your data will be scrambled on the other end of the bus. This is because you typically send your data, say a 32-bit word over a 32 wire bus, across the bus at the same time. Your driving and receiving chips also need to be able to send and receive the data within a certain variance. To implement a parallel bus, you have to have each and every wire be within a certain variance. Let me see if I can explain this in 'lay' terms: It's been a while since I've done an transmission line and bus design work. There is a reason that the industry have been trending towards serial and away from parallel buses. Silicon Photonics research aims to use silicon integration to bring dramatic cost reductions, reach tera-scale data rates, and bring optical communications to an even broader set of high-volume applications." Light Peak is an effort to bring a multi-protocol 10Gbps optical connection to Intel client platforms for nearer-term applications. 'Light Peak, as we've stated, will launch next year.'" HotHardware quotes Intel in more detail on the difference between the two programs: "This research is separate from Intel's Light Peak technology. 'This is not a technology that's ten years away, but maybe three to five years,' Intel fellow Mario Paniccia announced. And by encoding data at 12.5Gbits/sec across four laser beams of differing wavelengths, the connector yields a total bandwidth of 50Gbps, five times that offered by Light Peak. The new interface uses an indium phosphide hybrid laser inside the controller chip - a process that Intel calls silicon photonics - rather than using a separate optical module, as with Light Peak. The Light Peak optical interconnect can transfer data at 10Gbps in both directions, and is touted as an all-in-one replacement for USB, DisplayPort, and HDMI. Barence writes " Intel has unveiled yet another high-speed optical interface – before its long-awaited Light Peak connector has even reached the market. ![]()
0 Comments
Leave a Reply. |
AuthorWrite something about yourself. No need to be fancy, just an overview. ArchivesCategories |